Part Number Hot Search : 
SD882S SD400 CPC19 SD882S CPC19 D8872CY 24S3R3C 4VHC1G
Product Description
Full Text Search
 

To Download 74HCHCT9114 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
* The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications * The IC06 74HC/HCT/HCU/HCMOS Logic Package Information * The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
74HC/HCT9114 Nine wide Schmitt trigger buffer; open drain outputs; inverting
Product specification Supersedes data of March 1988 File under Integrated Circuits, IC06 December 1990
Philips Semiconductors
Product specification
Nine wide Schmitt trigger buffer; open drain outputs; inverting
FEATURES * Schmitt trigger action on all data inputs * Output capability: standard (open drain) * ICC category: MSI GENERAL DESCRIPTION The 74HC/HCT9114 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT9114 are nine wide Schmitt trigger inverting buffer with open drain outputs and Schmitt trigger inputs.
74HC/HCT9114
The Schmitt trigger action in the data inputs transform slowly changing input signals into sharply defined jitter-free output signals. The 74HC/HCT9114 have open-drain N-transistor outputs, which are not clamped by a diode connected to VCC. In the OFF-state, i.e. when one input is LOW, the output may be pulled to any voltage between GND and VOmax. This allows the device to be used as a LOW-to-HIGH or HIGH-to-LOW level shifter. For digital operation and OR-tied output applications, these devices must have a pull-up resistor to establish a logic HIGH level. The "9114" is identical to the "9115" but has inverting outputs.
QUICK REFERENCE DATA GND = 0 V; Tamb = 25 C; tr = tf = 6 ns TYPICAL SYMBOL tPHL/ tPLZ CI CPD Notes 1. CPD is used to determine the dynamic power dissipation (PD in W): PD = CPD x VCC2 x fi + (CL x VCC2 x fo) where: fi = input frequency in MHz fo = output frequency in MHz (CL x VCC2 x fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V 2. For HC the condition is VI = GND to VCC For HCT the condition is VI = GND to VCC - 1.5 V ORDERING INFORMATION See "74HC/HCT/HCU/HCMOS Logic Package Information". PARAMETER propagation delay An to Yn input capacitance power dissipation capacitance per buffer notes 1 and 2 CONDITIONS HC CL = 15 pF; VCC = 5 V 12 3.5 5 HCT 13 3.5 5 ns pF pF UNIT
December 1990
2
Philips Semiconductors
Product specification
Nine wide Schmitt trigger buffer; open drain outputs; inverting
PIN DESCRIPTION PIN NO. 1, 2, 3, 4, 5, 6, 7, 8, 9 10 19, 18, 17, 16, 15, 14, 13, 12, 11 20 SYMBOL A0 to A8 GND Y0 to Y8 VCC
74HC/HCT9114
NAME AND FUNCTION data inputs ground (0 V) data outputs positive supply voltage
alfpage
1
A0
Y0
19
alfpage
1
19
2
A1
Y1
18
2
18
3
A2
Y2
17
3
17
4
A3
Y3
16
4
16
5
A4
Y4
15
5
15
6
A5
Y5
14
6
14
7
A6
Y6
13
7
13
8
A7
Y7
12
8
12
9
A8
Y8
MBA015
11
9
MBA014
11
Fig.1 Pin configuration.
Fig.2 Logic diagram.
Fig.3 IEC logic diagram.
December 1990
3
Philips Semiconductors
Product specification
Nine wide Schmitt trigger buffer; open drain outputs; inverting
74HC/HCT9114
handbook, halfpage
Yn
An
GND
MBA021
Fig.4 Functional diagram.
Fig.5 Logic diagram (one Schmitt trigger).
FUNCTION TABLE INPUTS An L H Notes 1. H = HIGH voltage level L = LOW voltage level Z = high impedance OFF-state OUTPUTS Yn Z L
December 1990
4
Philips Semiconductors
Product specification
Nine wide Schmitt trigger buffer; open drain outputs; inverting
DC CHARACTERISTICS FOR 74HC For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below. Output capability: standard ICC category: MSI TRANSFER CHARACTERISTICS FOR 74HC Voltages are referred to GND (ground = 0 V) Tamb (C) 74HC SYMBOL PARAMETER +25
min. typ. max.
74HC/HCT9114
TEST CONDITIONS UNIT V CC WAVEFORMS (V) V 2.0 4.5 6.0 2.0 4.5 6.0 2.0 4.5 6.0 Fig.6
-40 to +85
min. max.
-40 to +125
min. max.
VT+
positive-going threshold negative-going threshold
0.70 1.75 2.30 0.30 1.35 1.80
1.13 1.50 2.37 3.15 3.11 4.20 0.70 1.10 1.80 2.40 2.43 3.30 0.43 0.80 0.57 1.00 0.68 1.10
0.70 1.75 2.30 0.30 1.35 1.80 0.18 0.40 0.50
1.50 3.15 4.20 1.10 2.40 3.30 0.80 1.00 1.10
0.70 1.75 2.30 0.30 1.35 1.80 0.15 0.40 0.50
1.50 3.15 4.20 1.10 2.40 3.30 0.80 1.00 1.10
VT-
V
Fig.6
VH
hysteresis (VT+ - VT-) 0.2 0.4 0.5
V
Fig.6
AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) 74HC SYMBOL PARAMETER +25
min. typ. max.
TEST CONDITIONS UNIT V CC WAVEFORMS (V) ns 2.0 4.5 6.0 2.0 4.5 6.0 Fig.7
-40 to +85
min. max.
-40 to +125
min. max.
tPHL/ tPLZ
propagation delay An to Yn output transition time
36 13 10 19 7 6
110 22 19 75 15 13
140 28 24 95 19 16
165 33 28 110 22 19
tTHL
ns
Fig.7
December 1990
5
Philips Semiconductors
Product specification
Nine wide Schmitt trigger buffer; open drain outputs; inverting
DC CHARACTERISTICS FOR 74HCT For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below. Output capability: standard ICC category: MSI
74HC/HCT9114
Note to HCT types The value of additional quiescent supply current (ICC) for a unit load of 1 is given in the family specifications. To determine ICC per input, multiply this value by the unit load coefficient shown in the table below. INPUT An UNIT LOAD COEFFICIENT 0.3
TRANSFER CHARACTERISTICS FOR 74HCT Voltages are referred to GND (ground = 0 V) Tamb (C) SYMBOL PARAMETER +25
min. typ. max.
TEST CONDITIONS UNIT V CC WAVEFORMS (V) V V V 4.5 5.5 4.5 5.5 4.5 5.5 Fig.6 Fig.6 Fig.6
74HCT -40 to +85
min. max.
-40 to +125
min. max.
VT+ VT- VH
positive-going threshold negative-going threshold
0.9 1.2 0.7 0.8
1.50 2.0 1.70 2.1 1.06 1.4 1.27 1.7 0.44 0.8 0.44 0.8
0.9 1.2 0.7 0.8 0.2 0.2
2.0 2.1 1.4 1.7 0.8 0.8
0.9 1.2 0.7 0.8 0.2 0.2
2.0 2.1 1.4 2.7 0.8 0.8
hysteresis (VT+ - VT-) 0.2 0.2
AC CHARACTERISTICS FOR 74HCT GND = 0 V; tr = tf = 6 ns; CL = 50 pF Tamb (C) SYMBOL PARAMETER +25
min. typ. max.
TEST CONDITIONS UNIT V CC WAVEFORMS (V) ns ns 4.5 4.5 Fig.7 Fig.7
74HCT -40 to +85
min. max.
-40 to +125
min. max.
tPHL/ tPLZ tTHL
propagation delay An to Yn output transition time
17 7
31 15
39 19
47 22
December 1990
6
Philips Semiconductors
Product specification
Nine wide Schmitt trigger buffer; open drain outputs; inverting
TRANSFER CHARACTERISTIC WAVEFORMS
74HC/HCT9114
Fig.6 Transfer characteristic.
AC WAVEFORMS
tr
handbook, full pagewidth
tf
10 % A n INPUT VM (1) 90 % t PLZ t PZL
Y n OUTPUT 10 %
MBA024
VM (1) t
THL
(1) HC : VM = 50%; VI = GND to VCC. HCT: VM = 1.3 V; VI = GND to 3 V.
Fig.7 Waveforms showing the input (An) to output (Yn) propagation delays and the output transition times.
PACKAGE OUTLINES See "74HC/HCT/HCU/HCMOS Logic Package Outlines".
December 1990
7


▲Up To Search▲   

 
Price & Availability of 74HCHCT9114

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X